














# UJ3C065030B3



Part Number	Package	Marking
UJ3C065030B3	D <sup>2</sup> PAK-3L	UJ3C065030B3







## $650V-27m\Omega$ SiC FET

Preliminary, December 2019

### Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the  $D^2PAK\text{-}3L$  package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

#### **Features**

- $\bullet$  Typical on-resistance  $R_{DS(on),typ}$  of  $27m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2

#### **Typical applications**

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













# Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		650	V
Gate-source voltage	$V_{GS}$	DC	-25 to +25	V
Continuous drain current <sup>1</sup>	I <sub>D</sub>	T <sub>C</sub> = 25°C	65	Α
Continuous drain current		T <sub>C</sub> = 100°C	47	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	230	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =4A	120	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	242	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J, T_{STG}$		-55 to 175	°C
Reflow soldering temperature	$T_{solder}$	reflow MSL 1	260	°C

- 1. Limited by  $T_{J,\text{max}}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

## **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.48	0.62	°C/W













# Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

## Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
	Syllibol		Min	Тур	Max	Uilles
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	650			٧
Total drain leakage current	la	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		6	150	μА
	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		30	6O	
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μА
Drain-source on-resistance	R <sub>DS(on)</sub>	$V_{GS}$ =12V, $I_{D}$ =50A, $T_{J}$ =25°C		27	35	
		V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =125°C		35		mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =175°C		43		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_{D}$ =10mA	4	5	6	V
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω

## Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Lleite
Parameter			Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			65	Α
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			230	Α
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =25°C		1.3	1.4	. V
		V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =175°C		1.35		
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_F$ =50A, $V_{GS}$ =0V, $R_{G\_EXT}$ =20 $\Omega$		400		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1550A/μs, Τ <sub>J</sub> =150°C		33		ns













# Typical Performance - Dynamic

Parameter	Symbol	Test Conditions -	Value			Units
			Min	Тур	Max	Ullits
Input capacitance	$C_{iss}$	- V <sub>DS</sub> =100V, V <sub>GS</sub> =0V - f=100kHz		1500		
Output capacitance	$C_{oss}$			320		рF
Reverse transfer capacitance	$C_{rss}$	I-100KHZ		2.3		
Effective output capacitance, energy related	$C_{oss(er)}$	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		230		pF
Effective output capacitance, time related	$C_{oss(tr)}$	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		520		pF
C <sub>OSS</sub> stored energy	$E_{oss}$	$V_{DS}$ =400V, $V_{GS}$ =0V		18.5		μJ
Total gate charge	$Q_{G}$	$V_{DS}$ =400V, $I_{D}$ =40A, $V_{GS}$ =-5V to15V		51		nC
Gate-drain charge	$Q_{GD}$			11		
Gate-source charge	$Q_{GS}$			19		
Turn-on delay time	$t_{d(on)}$	$V_{DS}=400V, I_{D}=40A, Gate$ $Driver =-5V to +15V,$ $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=20\Omega$ $Inductive Load,$ $FWD: UJ3D065030TS,$ $T_{J}=150°C$		32		-
Rise time	$t_r$			19		
Turn-off delay time	t <sub>d(off)</sub>			58		ns
Fall time	t <sub>f</sub>			15		
Turn-on energy	E <sub>ON</sub>			341		
Turn-off energy	E <sub>OFF</sub>			180		μЈ
Total switching energy	E <sub>TOTAL</sub>			521		μ.σ















### **Typical Performance Diagrams**



200 150 Drain Current, I<sub>D</sub> (A) 100 Vgs = 15V Vgs = 10V Vgs = 8V 50 - Vgs = 7V Vgs = 6.5V 0 1 2 3 5 6 10 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J = 25$ °C, tp < 250 $\mu$ s






Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 50A




















Figure 5. Typical drain-source on-resistances at  $V_{GS}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $V_{DS}$  = 400V and  $I_{D}$  = 40A
















Figure 9. 3rd quadrant characteristics at  $T_J$  = -55°C




Figure 10. 3rd quadrant characteristics at T<sub>J</sub> = 25°C




Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 

















80 70 60 40 40 40 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>C</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS} = 0V$ 

Figure 14. DC drain current derating



1 Thermal Impedance,  $Z_{\theta JC}$  (°C/W) 0.1 D = 0.5D = 0.3**-** D = 0.1 0.01 **-** D = 0.05 ···· D = 0.02 -D = 0.01Single Pulse 0.001 1.E-06 1.E-05 1.E-04 1.E-03 1.E-02 1.E-01 Pulse Time, t<sub>p</sub> (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_D$ 




Figure 18. Clamped inductive switching energy vs. drain current at  $T_J = 150$ °C




Figure 19. Clamped inductive switching turn-on energy vs.  $R_{G,EXT\ ON}$ 




Figure 20. Clamped inductive switching turn-off energy vs.  $R_{G,EXT\_OFF}$ 
















Figure 21. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =400V and  $I_{D}$  = 40A

#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

#### Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.