


Datasheet

Description

United Silicon Carbide's cascode products co-package its highperformance G3 SiC JFETs with a cascode optimized MOSFET to produce the only standard gate drive SiC device in the market today. This series exhibits ultra-low gate charge, but also the best reverse recovery characteristics of any device of similar ratings. These devices are excellent for switching inductive loads when used with recommended RCsnubbers, and any application requiring standard gate drive.



Part Number	Package	Marking
UF3C120040K3S	TO-247-3L	UF3C120040K3S

Features

- Typical on-resistance $R_{DS(on),typ}$ of $35m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

Typical Applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating

Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		1200	V
Gate-source voltage	V _{GS}	DC	-25 to +25	V
Continuous drain current ¹		T _C =25°C	65	А
Continuous drain current	I _D	T _C =100°C	47	А
Pulsed drain current ²	I _{DM}	T _C =25°C	175	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =4.2A	132.3	mJ
Power dissipation	P _{tot}	T _C =25°C	429	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

1 Limited by T_{J,max}

 $2 \qquad \text{Pulse width } t_p \text{ limited by } T_{J,max}$

3 Starting T_J = 25°C



Datasheet

Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Linite
Parameter			Min	Тур	Max	Units
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	1200			V
		V _{DS} =1200V,		8	150	μΑ
Total drain leakage current		V _{GS} =0V, T _J =25°C				
Total utain leakage current	I _{DSS}	V _{DS} =1200V,		35		
		V _{GS} =0V, T _J =175°C				
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _j =25°C,		6	±20	μA
		V _{GS} =-20V / +20V				μΑ
	R _{DS(on)}	V_{GS} =12V, I_{D} =40A,		35	45	- mΩ
Drain-source on-resistance		T _J =25°C			45	
		V _{GS} =12V, I _D =40A,		73		
		Т _J =175°С				
Gate threshold voltage	V _{G(th)}	V _{DS} =5V, I _D =10mA	4	5	6	V
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Diode continuous forward current ¹	۱ _s	T _C =25°C			65	А
Diode pulse current ²	I _{S,pulse}	T _C =25°C			175	А
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =20A, T _J =25°C		1.5	2	v
		V _{GS} =0V, I _F =20A, T _J =175°C		1.95		
Reverse recovery charge	Q _{rr}	V _R =800V, I _F =40A, V _{GS} =-5V,R _{G_EXT} =10Ω		358		nC
Reverse recovery time	t _{rr}	di/dt=2400A/µs, T _j =25°C		25		ns
Reverse recovery charge	Q _{rr}	V _R =800V, I _F =40A, V _{GS} =-5V,R _{G_EXT} =10Ω		259		nC
Reverse recovery time	t _{rr}	di/dt=2400A/µs, T _J =150°C		22		ns



Datasheet

Typical Performance - Dynamic

Parameter	symbol	Test Conditions	Value			Units
Falailletei	Symbol	Test conditions	Min	Тур	Max	Units
Input capacitance	C _{iss}	V _{DS} =100V,		1500		
Output capacitance	C _{oss}	V _{GS} =0V,		210		pF
Reverse transfer capacitance	C _{rss}	f=100kHz		1.7		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 800V, V _{GS} =0V		112		pF
Effective output capacitance, time related	C _{oss(tr)}	V _{DS} =0V to 800V, V _{GS} =0V		280		pF
C _{oss} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		35.6		μ
Total gate charge	Q _G			51		
Gate-drain charge	Q _{GD}	V_{DS} =800V, I_{D} =40A,		11		nC
Gate-source charge	Q _{GS}	V _{GS} =-5V to 15V		19		
Turn-on delay time	t _{d(on)}	V _{DS} =800V, I _D =40A, Gate		38		-
Rise time	t _r	Driver=-5V to +15V,		26		
Turn-off delay time	t _{d(off)}	Turn-on $R_{G,EXT}=1\Omega$,		61		ns
Fall time	t _f	- /		20		
Turn-on energy including R _s energy ⁴	E _{ON}	Inductive Load,		1222		
Turn-off energy including R _s energy ⁴	E _{OFF}			227		
Total switching energy including R _s energy ⁴	E _{TOTAL}	Turn-off $R_{G,EXT}$ =22 Ω		1449		μ
Snubber R _s energy during turn-on	E _{RS_ON}	and C _s =220pF		7.3		
Snubber R _s energy during turn-off	E _{RS_OFF}	T ₁ =25°C		9.5		
Turn-on delay time	t _{d(on)}	V _{DS} =800V, I _D =40A, Gate		37		
Rise time	t _r	Driver=-5V to +15V,		25		n c
Turn-off delay time	t _{d(off)}	Turn-on $R_{G,EXT}=1\Omega$, Turn-off $R_{G,EXT}=22\Omega$	63		– ns	
Fall time	t _f			21		
Turn-on energy including R _s energy ⁴	E _{ON}	Inductive Load,		1183		
Turn-off energy including RS energy ⁴	E _{OFF}	FWD: same device with		261		
Total switching energy including RS energy ⁴	E _{TOTAL}	$-$ V _{GS} = -5V and R _G = 22 Ω $-$ RC snubber: R _S =5 Ω $_$ and C _S =220pF		1444		μ
Snubber R _s energy during turn-on	E _{RS_ON}			7.1		
Snubber R _s energy during turn-off	E _{RS_OFF}	T _J =150°C		9.5		

4 The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.


Thermal Characteristics


Parameter	symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.27	0.35	°C/W





Datasheet


Typical Performance Diagrams






























Figure 6 Typical transfer characteristics at $V_{DS} = 5V$








Figure 8 Typical gate charge at $V_{DS} = 800V$ and $I_D = 40A$



0

-10

-20

-30

-40

-50


-60


-4


Datasheet

0

-1







-2

Drain-Source Voltage, V_{DS} (V)


-- Vgs = - 5V


Vgs = 0V


Vgs = 5V


Vgs = 8V

-3











Datasheet





Figure 13 Typical capacitances at 100kHz and V $_{\rm GS}$ = 0V






Figure 15 Total power dissipation







Figure 16 Maximum transient thermal impedance


Rev. B, December 2018














Figure 19 Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at $T_J = 25^{\circ}$ C, turn-on $R_{G_{EXT}} = 1 \Omega$ and turn-off $R_{G_{EXT}} = 22 \Omega$






Figure 20 Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor $R_{G_{EXT}}$.




Figure 21 Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor $R_{G EXT}$.






Figure 22 Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at $I_D = 40A$




Figure 23 Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at I_D = 40A and T_J =25°C



Datasheet




Figure 24 Inductive load switching test circuit An RC snubber ($R_s = 5\Omega$, $C_s = 220$ pF) is required to improve the turn-off waveforms.

Applications Information

SiC cascodes are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance (R_{DS(on)}), output capacitance (Coss), gate charge (Qg), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC cascodes also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the cascode is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on cascode operation, see www.unitedsic.com.

Disclaimer

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.